Interval Arithmetic on the Cell Processor

Stef Graillat\textsuperscript{1}, Jean-Luc Lamotte\textsuperscript{1}, Siegfried M. Rump\textsuperscript{2}, and Svetoslav Markov\textsuperscript{3}

\textsuperscript{1}Laboratoire LIP6, équipe PEQUAN, Université Pierre et Marie Curie (Paris 6)

4, place Jussieu, F-75252, Paris cedex 05, France

stef.graillat@lip6.fr, jean-luc.lamotte@lip6.fr

\textsuperscript{2}Institute for Reliable Computing, Hamburg University of Technology

Schwarzenbergstr. 95, 21071 Hamburg, Germany, rump@tu-harburg.de

\textsuperscript{3}Institute of Mathematics and Computer Science, Bulg. Academy of Sciences

Acad. G. Bonchev Str., Bldg. 8, BG-1113 Sofia, Bulgaria, smarkov@iph.bio.bas.bg

The Cell processor is a new processor \cite{2}, designed by IBM, Sony and Toshiba, with an innovative architecture based on 8 Synergistic Processor Elements on the same chip. Each SPE contains a synergetic processing unit (SPU), a local memory (256KB of memory for the code and the data) and a memory flow controller. The SPU \cite{1} is composed of a 4-way SIMD single precision FPU (SpSPU) and a 1-way SIMD double precision (DpSPU). Today, the peak rate is around 200 GFlops. Each SpSPU can perform 25.6 GFlops whereas DpSPU can only do 1.8GFlops. But SpSPU has only the rounding mode toward zero and no underflow and overflow whereas the DpSPU is fully IEEE 754 compliant.

In order to deal efficiently with interval arithmetic \cite{3} with only rounding mode toward zero, we discuss different ways to represent intervals and compare them on the SpSPU and on the DpSPU.

References:


Keywords: Cell processor, interval arithmetic, rounding toward zero